## Low ON Resistance Quad, SPDT, Wide-Bandwidth Video Switch

## Features

- Bi-directional operation
- 4 input/output channels analog video switch

■ Wide bandwidth 300 MHz
■ Low $4 \Omega$ switch resistance between two ports

- Excellent $R_{\mathrm{ON}}$ matching between channels
- Minimal propagation delay through the switch
- Low quiescent current consumption
- $\mathrm{V}_{\mathrm{CC}}$ Operating Range: 4.0 V to 5.5 V
- Zero bounce in flow-through mode

■ Control inputs compatible with TTL level

- All input/output pins are on the same side facilitates PCB routing
- Data and control inputs provide the undershoot clamp diode
■ Guaranteed break-before-make timing
- High ESD rating: $>2 \mathrm{kV}$ HBM
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range

■ Suitable for both RGB and Composite-Video Switching
■ Available in a small TSSOP16 package

## Applications

- Advanced TVs
- Front projectors
- LCD Monitors
- Notebook PCs

■ DVD Players


## Description

The STMAV340 is a bidirectional quad (4 channel), high speed single pole/double throw (SPDT), low power CMOS TTL-compatible analog video switch designed for advanced video applications which demand superior image quality. The low ON Resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

STMAV340 is designed for very low cross-talk, low bit-to-bit skew, high channel-to-channel noise isolation, and low I/O capacitance. The switch offers very little or practically no attenuation of the high speed signals at the outputs, thus preserving the signal integrity enough to pass stringent requirements.
The STMAV340 is able to simplify the PCB routing on inputs and outputs as well as reduce the overall BOM costs by eliminating the need for more costly input-output controllers.

## Order Codes

| Part Number | Temperature Range | Package | Comments |
| :---: | :---: | :---: | :---: |
| STMAV340 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | TSSOP16 | STMAV340TTR |

## Contents

1 Summary Description ..... 3
1.1 Functional Description ..... 3
2 Pin Configuration ..... 4
3 Application Diagrams ..... 5
3.1 Power Supply Sequencing ..... 5
4 Maximum Ratings ..... 6
5 Electrical Characteristics ..... 7
6 Test Circuit and Diagrams ..... 9
7 Package Mechanical Data ..... 18
8 Revision History ..... 20

## 1 Summary Description

### 1.1 Functional Description

The STMAV340 is a high bandwidth, analog video switch. It is low ON-resistance and low I/O capacitance result in a very small propagation delay.

When OE_N is set to LOW, the select (S) pin connects port A to the selected port B or port C output. When OE_N is set to HIGH, the switch is OPEN and a high-impedance state exists between the A port and $\mathrm{B} / \mathrm{C}$ ports.

Low differential gain and phase make this switch ideal for component and RGB video applications. This device has high bandwith and low crosstalk, making it ideal for high frequency applications as well.

Figure 1. Functional Diagram


## 2 Pin Configuration

Figure 2. Pin Configuration (Top View )


Table 1. Pin Description

| Symbol | Type | Name and Functions |
| :---: | :---: | :--- |
| OE_N | IN | Bus Switch Enable Note: 1 |
| S | IN | Select Input |
| $1 \mathrm{~A}, 2 \mathrm{~A}, 3 \mathrm{~A}, 4 \mathrm{~A}$ | IN/OUT | Port A; Analog Video I/Os |
| $1 \mathrm{~B}, 2 \mathrm{~B}, 3 \mathrm{~B}, 4 \mathrm{~B}$ | IN/OUT | Bus B; Analog Video I/Os |
| $1 \mathrm{C}, 2 \mathrm{C}, 3 \mathrm{C}, 4 \mathrm{C}$ | IN/OUT | Bus C; Analog Video I/Os |
| $\mathrm{V}_{\text {CC }}$ |  | Power supply |
| GND |  | Ground |

Note: 1 Tie to $V_{C C}$ through a pull-up resistor. The minimum value of the resistor is determined by the current-sinking capability of the driver.

Table 2. Truth Table

| OE_N | $\mathbf{S}$ |  |
| :---: | :---: | :--- |
| 0 | 0 | $1 B, 2 B, 3 B, 4 B$ |
| 0 | 1 | $1 C, 2 C, 3 C, 4 C$ |
| 1 | $X$ | Disabled |

## 3 Application Diagrams

Figure 3. STMAV340 2-to-1 Analog Video Switch Used in an LCD TV


Figure 4. STMAV340 1-to-2 Analog Video Switch Used in a PC


### 3.1 Power Supply Sequencing

Proper power-supply sequencing is advised for all CMOS devices. Applying $\mathrm{V}_{\mathrm{CC}}$ before sending any signals to the input/output or control pins is recommended.

## 4 Maximum Ratings

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 3. Absolute Maximum Ratings
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{GND}=0 \mathrm{~V}$

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage to Ground | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {S }}$ | DC Switch Voltage | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {IN }}$ | DC Input Voltage | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC Input Diode Current | -50 | mA |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Sink Current | 128 | mA |
| $\mathrm{I}_{\text {CC }} / I_{\text {GND }}$ | DC $\mathrm{V}_{\text {CC }} /$ GND Current | $\pm 100$ | mA |
| $\mathrm{~T}_{\text {STG }}$ | Storage Temperature Range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

Note: $\quad$ Absolute maximum ratings are those values above which damage to the device may occur. Functional operation under these conditions is not implied. All voltages are referenced to GND.

## 5 Electrical Characteristics

Table 4. Recommended Operating Conditions
$\mathrm{T}_{\mathrm{A}}=-20$ to $+70^{\circ} \mathrm{C}$

| Symbol | Parameter (Note: 1) | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage |  | 4.0 |  | 5.5 | V |
| $\mathrm{~V}_{\text {IN }}$ | Input Voltage |  | 0 |  | 5.5 | V |
| $\mathrm{~V}_{\text {OUT }}$ | Output Voltage |  | 0 |  | 5.5 | V |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time | Switch Control Input | 0 |  | 5 | $\mathrm{~ns} / \mathrm{V}$ |
|  |  | Switch I/O | 0 |  | DC | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Free Air Operating Temperature |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {ESD }}$ | ESD-Human Body Model (HMB) Note: 1 |  | -2 |  | +2 | kV |

Note: 1 Unused control inputs must be held HIGH or LOW. They should not float.
2 In accordance with IEC61000-4-2, level 4
Table 5. DC Electrical Characteristics
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Analog Signal Range |  | 5 | 0 |  | 2.0 | V |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Voltage | $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ | 4.5 |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH Level Input Voltage |  | 4.0-5.5 | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW Level Input Voltage |  | 4.0-5.5 |  |  | 0.8 | V |
| 1 | Input Leakage Current | $0 \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$ | 5.5 |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IOFF | OFF-STATE Leakage Current | $0 \leq \mathrm{A}, \mathrm{B} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{C} \leq \mathrm{V}_{\mathrm{CC}}$ | 5.5 |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{ON}}$ | Switch ON resistance (1) | $\mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{~V}, \mathrm{I}_{\mathrm{ON}}=13 \mathrm{~mA}$ | 4.5 |  | 3 | 7 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{ON}}=26 \mathrm{~mA}$ | 4.5 |  | 7 | 10 | $\Omega$ |
| $I_{\text {cc }}$ | Quiescent Supply Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND , I IOUT $=0$ | 5.5 |  |  | 3 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{I}_{\mathrm{CC}}$ | Increase in $\mathrm{I}_{\text {CC }}$ per Input | One input at 3.4 V Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 |  |  | 2.5 | mA |

Note: 1 Measured by the voltage drop between pin $A$ and $B / C$ pins at the indicated current through the switch. ON Resistance is determined by the lower of the voltages on the two ( $A$ or $B / C$ ) pins.

Table 6. AC Electrical Characteristics
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{RU}=\mathrm{RD}=75 \Omega$

| Symbol | Parameter | Test conditions | $\mathrm{V}_{\mathrm{CC}}=4.5-5.5 \mathrm{~V}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=4.0 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | Output Enable Time, Select to Bus B/C | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=7 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PZL}} \\ & \mathrm{~V}_{\mathrm{I}}=\text { OPEN for } t_{\mathrm{PHZ}} \end{aligned}$ |  |  | 5.2 |  | 5.7 | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
|  | Output Enable Time, OE_N to Bus A, B/C |  |  |  | 5.1 |  | 5.6 |  |
| $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PLZ }}$ | Output Disable Time, Select to Bus B/C | $\begin{aligned} & V_{1}=7 \mathrm{~V} \text { for } t_{P L Z} \\ & \mathrm{~V}_{1}=\text { OPEN for } t_{\text {PHZ }} \end{aligned}$ |  |  | 5.2 |  | 5.5 | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
|  | Output Disable Time, Output Enable time OE_N to Bus A, B/C |  |  |  | 5.5 |  | 5.5 |  |
| $\mathrm{B}_{\mathrm{W}}$ | -3dB Bandwidth | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 300 |  |  |  |  | MHz |
| $\mathrm{X}_{\text {TALK }}$ | Crosstalk | $\begin{aligned} & R_{\mathrm{IN}}=10 \Omega \\ & R_{\mathrm{L}}=150 \Omega, 10 \mathrm{MHz} \end{aligned}$ |  | -58 |  |  |  | dB |
| $\mathrm{D}_{\mathrm{G}}$ | Differential Gain | $\begin{aligned} & \mathrm{RL}=150 \Omega \\ & \mathrm{f}=3.58 \mathrm{MHz} \end{aligned}$ |  | 0.64 |  |  |  | \% |
| $\mathrm{D}_{\mathrm{P}}$ | Differential Phase | $\begin{aligned} & \mathrm{RL}=150 \Omega \\ & \mathrm{f}=3.58 \mathrm{MHz} \end{aligned}$ |  | 0.1 |  |  |  | Deg. |
| $\mathrm{P}_{\text {IRR }}$ | Off Isolation | $\begin{aligned} & \mathrm{RL}=150 \Omega \\ & 10 \mathrm{MHz} \end{aligned}$ |  | -60 |  |  |  | dB |

Table 7. Capacitance

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Control Pin Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 3 |  | pF |
| $\mathrm{C}_{1 / \mathrm{O}}$ | Input/Output Capacitance A Port | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{OE} \mathrm{~N}=5.0 \mathrm{~V} \end{aligned}$ |  | 7 |  | pF |
|  | Input/Output Capacitance B/C Port |  |  | 5 |  | pF |
| $\mathrm{Con}^{\text {O }}$ | Switch On Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \\ & \mathrm{OE}, \mathrm{~N}=0.0 \mathrm{~V} \end{aligned}$ |  | 12 |  | pF |

## 6 Test Circuit and Diagrams

Note: CL includes probe and jig capacitance.
All input pulses are supplied by generators having the following characteristics: $P R R=10 \mathrm{MHz}$, $Z O=50 \Omega, t r, t f=2.5 \mathrm{~ns}$.

Figure 5. AC Test Circuit


Figure 6. AC Waveforms


Figure 7. ON Resistance Test Circuit


Table 8. Test Circuit

| Test | $\mathbf{V}_{\mathbf{C C}}$ | $\mathbf{R}_{\mathbf{L}}$ | $\mathbf{C}_{\mathbf{L}}$ | $\mathbf{V}_{\mathbf{2 B}}$ | $\mathbf{V}_{\mathbf{2 C}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ON}}$ | $4.75 \mathrm{~V} \pm 0.75 \mathrm{~V}$ | 75 | 20 | GND | $\mathrm{V}_{\mathrm{CC}}$ |
|  | $4.75 \mathrm{~V} \pm 0.75 \mathrm{~V}$ | 75 | 20 | $\mathrm{~V}_{\mathrm{CC}}$ | GND |
| t OFF | $4.75 \mathrm{~V} \pm 0.75 \mathrm{~V}$ | 75 | 20 | GND | $\mathrm{V}_{\mathrm{CC}}$ |
|  | $4.75 \mathrm{~V} \pm 0.75 \mathrm{~V}$ | 75 | 20 | $\mathrm{~V}_{\mathrm{CC}}$ | GND |

Figure 8. Turn-on/Turn-off Test Circuit and Timing Diagram


Differential gain and phase are measured at the output of the ON channel. For example, when $\mathrm{V}_{\mathrm{SEL}}=0, \mathrm{~V}_{\mathrm{OE} \_} \mathrm{N}=0$ and 1 A is the input, the output is measured at 1 B .

Figure 9. Differential Gain/Phase Measurement Test Circuit


Frequency response is measured at the output of the ON channel. For example, when $\mathrm{V}_{\mathrm{SEL}}=$ $0, \mathrm{~V}_{\mathrm{OE}} \mathrm{N}=0$ and 1 A is the input, the output is measured at 1 B . All unused analog I/O ports are left open.

Figure 10. Frequency Response (BW) Test Circuit


A $50 \Omega$ termination resistor is needed for the network analyzer. Crosstalk is measured at the output of the non-adjacent ON channel. For example, $\mathrm{V}_{\text {SEL }}=0, \mathrm{~V}_{\mathrm{OE}} \mathrm{N}=0$, and 1 A is the input, the output is measured at 1 C . All unused analog input ports are connected to GND through IOports and the output ports are connected to GND through the $50 \Omega$ pull down resistors.

Figure 11. Crosstalk Test Circuit


A $50 \Omega$ termination resistor is needed for the network analyzer. Off-isolation is measured at the output of the OFF channel. For example, when $\mathrm{V}_{\mathrm{SEL}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{OE}} \mathrm{N}=0$ and 1 A is the input, the output is measured at 1 B . All unsued analog input ports are left open, and the output ports are connected to GND through the $50 \Omega$ pulldown resistors.

Figure 12. Off-Isolation Test Circuit


Figure 13. I/O Pin (Input Side) ESD Protection Circuit


Figure 14. I/O Pin (Output Side) ESD Protection Circuit


Figure 15. S and OE_N Input ESD Protection Circuit


## 7 Package Mechanical Data

In order to meet environmental requirements, ST offers these devices in ECOPACK ${ }^{\circledR}$ packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 16. TSSOP16 Mechanical Data
TSSOP16 MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX | MIN. | TYP. | MAX |
| A |  |  | 1.1 |  |  | 0.433 |
| A1 | 0.05 | 0.10 | 0.15 | 0.002 | 0.004 | 0.006 |
| A2 | 0.85 | 0.9 | 0.95 | 0.335 | 0.354 | 0.374 |
| b | 0.19 |  | 0.30 | 0.0075 |  | 0.0118 |
| C | 0.09 |  | 0.20 | 0.0035 |  | 0.0079 |
| D | 4.9 | 5 | 5.1 | 0.193 | 0.197 | 0.201 |
| E | 6.25 | 6.4 | 6.5 | 0.246 | 0.252 | 0.256 |
| E1 | 4.3 | 4.4 | 4.48 | 0.169 | 0.173 | 0.176 |
| e |  | 0.65 BSC |  |  | 0.0256 BSC |  |
| K | $0^{\circ}$ | $4^{0}$ | $8^{\circ}$ | $0^{\circ}$ | $4^{\circ}$ | $8^{\circ}$ |
| L | 0.50 | 0.60 | 0.70 | 0.020 | 0.024 | 0.028 |



## 8 Revision History

| Date | Revision | Description of Change |
| :---: | :---: | :--- |
| 09-Sep-2005 | 1 | First issue |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners
© 2005 STMicroelectronics - All rights reserved

## STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

